{
  "@context": [
    "http://api.conceptnet.io/ld/conceptnet5.7/context.ld.json"
  ],
  "@id": "/c/en/risc/n",
  "edges": [
    {
      "@id": "/a/[/r/Synonym/,/c/en/risc/n/wn/computer_science/,/c/en/reduced_instruction_set_computing/n/wn/computer_science/]",
      "@type": "Edge",
      "dataset": "/d/wordnet/3.1",
      "end": {
        "@id": "/c/en/reduced_instruction_set_computing/n/wn/computer_science",
        "@type": "Node",
        "label": "reduced instruction set computing",
        "language": "en",
        "sense_label": "n, computer_science",
        "term": "/c/en/reduced_instruction_set_computing"
      },
      "license": "cc:by/4.0",
      "rel": {
        "@id": "/r/Synonym",
        "@type": "Relation",
        "label": "Synonym"
      },
      "sources": [
        {
          "@id": "/s/resource/wordnet/rdf/3.1",
          "@type": "Source",
          "contributor": "/s/resource/wordnet/rdf/3.1"
        }
      ],
      "start": {
        "@id": "/c/en/risc/n/wn/computer_science",
        "@type": "Node",
        "label": "RISC",
        "language": "en",
        "sense_label": "n, computer_science",
        "term": "/c/en/risc"
      },
      "surfaceText": "[[RISC]] is a synonym of [[reduced instruction set computing]]",
      "weight": 2.0
    },
    {
      "@id": "/a/[/r/RelatedTo/,/c/en/risc/n/,/c/en/computer/]",
      "@type": "Edge",
      "dataset": "/d/wiktionary/en",
      "end": {
        "@id": "/c/en/computer",
        "@type": "Node",
        "label": "computer",
        "language": "en",
        "term": "/c/en/computer"
      },
      "license": "cc:by-sa/4.0",
      "rel": {
        "@id": "/r/RelatedTo",
        "@type": "Relation",
        "label": "RelatedTo"
      },
      "sources": [
        {
          "@id": "/and/[/s/process/wikiparsec/2/,/s/resource/wiktionary/en/]",
          "@type": "Source",
          "contributor": "/s/resource/wiktionary/en",
          "process": "/s/process/wikiparsec/2"
        }
      ],
      "start": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/RelatedTo/,/c/en/risc/n/,/c/en/set/]",
      "@type": "Edge",
      "dataset": "/d/wiktionary/en",
      "end": {
        "@id": "/c/en/set",
        "@type": "Node",
        "label": "set",
        "language": "en",
        "term": "/c/en/set"
      },
      "license": "cc:by-sa/4.0",
      "rel": {
        "@id": "/r/RelatedTo",
        "@type": "Relation",
        "label": "RelatedTo"
      },
      "sources": [
        {
          "@id": "/and/[/s/process/wikiparsec/2/,/s/resource/wiktionary/en/]",
          "@type": "Source",
          "contributor": "/s/resource/wiktionary/en",
          "process": "/s/process/wikiparsec/2"
        }
      ],
      "start": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/IsA/,/c/en/mips_processor_architecture/n/,/c/en/risc/n/]",
      "@type": "Edge",
      "dataset": "/d/opencyc",
      "end": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "license": "cc:by/4.0",
      "rel": {
        "@id": "/r/IsA",
        "@type": "Relation",
        "label": "IsA"
      },
      "sources": [
        {
          "@id": "/s/resource/opencyc/2012",
          "@type": "Source",
          "contributor": "/s/resource/opencyc/2012"
        }
      ],
      "start": {
        "@id": "/c/en/mips_processor_architecture/n",
        "@type": "Node",
        "label": "mips processor architecture",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/mips_processor_architecture"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/RelatedTo/,/c/en/risc/n/,/c/en/reduce/]",
      "@type": "Edge",
      "dataset": "/d/wiktionary/en",
      "end": {
        "@id": "/c/en/reduce",
        "@type": "Node",
        "label": "reduce",
        "language": "en",
        "term": "/c/en/reduce"
      },
      "license": "cc:by-sa/4.0",
      "rel": {
        "@id": "/r/RelatedTo",
        "@type": "Relation",
        "label": "RelatedTo"
      },
      "sources": [
        {
          "@id": "/and/[/s/process/wikiparsec/2/,/s/resource/wiktionary/en/]",
          "@type": "Source",
          "contributor": "/s/resource/wiktionary/en",
          "process": "/s/process/wikiparsec/2"
        }
      ],
      "start": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/RelatedTo/,/c/en/risc/n/,/c/en/instruction/]",
      "@type": "Edge",
      "dataset": "/d/wiktionary/en",
      "end": {
        "@id": "/c/en/instruction",
        "@type": "Node",
        "label": "instruction",
        "language": "en",
        "term": "/c/en/instruction"
      },
      "license": "cc:by-sa/4.0",
      "rel": {
        "@id": "/r/RelatedTo",
        "@type": "Relation",
        "label": "RelatedTo"
      },
      "sources": [
        {
          "@id": "/and/[/s/process/wikiparsec/2/,/s/resource/wiktionary/en/]",
          "@type": "Source",
          "contributor": "/s/resource/wiktionary/en",
          "process": "/s/process/wikiparsec/2"
        }
      ],
      "start": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/IsA/,/c/en/risc/n/,/c/en/microprocessor/n/]",
      "@type": "Edge",
      "dataset": "/d/opencyc",
      "end": {
        "@id": "/c/en/microprocessor/n",
        "@type": "Node",
        "label": "microprocessor",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/microprocessor"
      },
      "license": "cc:by/4.0",
      "rel": {
        "@id": "/r/IsA",
        "@type": "Relation",
        "label": "IsA"
      },
      "sources": [
        {
          "@id": "/s/resource/opencyc/2012",
          "@type": "Source",
          "contributor": "/s/resource/opencyc/2012"
        }
      ],
      "start": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/Antonym/,/c/en/risc/n/,/c/en/cisc/]",
      "@type": "Edge",
      "dataset": "/d/wiktionary/en",
      "end": {
        "@id": "/c/en/cisc",
        "@type": "Node",
        "label": "cisc",
        "language": "en",
        "term": "/c/en/cisc"
      },
      "license": "cc:by-sa/4.0",
      "rel": {
        "@id": "/r/Antonym",
        "@type": "Relation",
        "label": "Antonym"
      },
      "sources": [
        {
          "@id": "/and/[/s/process/wikiparsec/2/,/s/resource/wiktionary/en/]",
          "@type": "Source",
          "contributor": "/s/resource/wiktionary/en",
          "process": "/s/process/wikiparsec/2"
        }
      ],
      "start": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/IsA/,/c/en/sparc_chip_architecture/n/,/c/en/risc/n/]",
      "@type": "Edge",
      "dataset": "/d/opencyc",
      "end": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "license": "cc:by/4.0",
      "rel": {
        "@id": "/r/IsA",
        "@type": "Relation",
        "label": "IsA"
      },
      "sources": [
        {
          "@id": "/s/resource/opencyc/2012",
          "@type": "Source",
          "contributor": "/s/resource/opencyc/2012"
        }
      ],
      "start": {
        "@id": "/c/en/sparc_chip_architecture/n",
        "@type": "Node",
        "label": "sparc chip architecture",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/sparc_chip_architecture"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/HasContext/,/c/en/risc/n/,/c/en/computing/]",
      "@type": "Edge",
      "dataset": "/d/wiktionary/en",
      "end": {
        "@id": "/c/en/computing",
        "@type": "Node",
        "label": "computing",
        "language": "en",
        "term": "/c/en/computing"
      },
      "license": "cc:by-sa/4.0",
      "rel": {
        "@id": "/r/HasContext",
        "@type": "Relation",
        "label": "HasContext"
      },
      "sources": [
        {
          "@id": "/and/[/s/process/wikiparsec/2/,/s/resource/wiktionary/en/]",
          "@type": "Source",
          "contributor": "/s/resource/wiktionary/en",
          "process": "/s/process/wikiparsec/2"
        }
      ],
      "start": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/IsA/,/c/en/arm_processor_architecture/n/,/c/en/risc/n/]",
      "@type": "Edge",
      "dataset": "/d/opencyc",
      "end": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "license": "cc:by/4.0",
      "rel": {
        "@id": "/r/IsA",
        "@type": "Relation",
        "label": "IsA"
      },
      "sources": [
        {
          "@id": "/s/resource/opencyc/2012",
          "@type": "Source",
          "contributor": "/s/resource/opencyc/2012"
        }
      ],
      "start": {
        "@id": "/c/en/arm_processor_architecture/n",
        "@type": "Node",
        "label": "arm processor architecture",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/arm_processor_architecture"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/ExternalURL/,/c/en/risc/n/,/http://sw.opencyc.org/2012/05/10/concept/en/RISCArchitecture/]",
      "@type": "Edge",
      "dataset": "/d/opencyc",
      "end": {
        "@id": "http://sw.opencyc.org/2012/05/10/concept/en/RISCArchitecture",
        "@type": "Node",
        "label": "RISCArchitecture",
        "path": "/2012/05/10/concept/en/RISCArchitecture",
        "site": "sw.opencyc.org",
        "site_available": false,
        "term": "http://sw.opencyc.org/2012/05/10/concept/en/RISCArchitecture"
      },
      "license": "cc:by/4.0",
      "rel": {
        "@id": "/r/ExternalURL",
        "@type": "Relation",
        "label": "ExternalURL"
      },
      "sources": [
        {
          "@id": "/s/resource/opencyc/2012",
          "@type": "Source",
          "contributor": "/s/resource/opencyc/2012"
        }
      ],
      "start": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/IsA/,/c/en/power_pc_processor_architecture/n/,/c/en/risc/n/]",
      "@type": "Edge",
      "dataset": "/d/opencyc",
      "end": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "license": "cc:by/4.0",
      "rel": {
        "@id": "/r/IsA",
        "@type": "Relation",
        "label": "IsA"
      },
      "sources": [
        {
          "@id": "/s/resource/opencyc/2012",
          "@type": "Source",
          "contributor": "/s/resource/opencyc/2012"
        }
      ],
      "start": {
        "@id": "/c/en/power_pc_processor_architecture/n",
        "@type": "Node",
        "label": "power pc processor architecture",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/power_pc_processor_architecture"
      },
      "surfaceText": null,
      "weight": 1.0
    },
    {
      "@id": "/a/[/r/IsA/,/c/en/alpha_chip_architecture/n/,/c/en/risc/n/]",
      "@type": "Edge",
      "dataset": "/d/opencyc",
      "end": {
        "@id": "/c/en/risc/n",
        "@type": "Node",
        "label": "risc",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/risc"
      },
      "license": "cc:by/4.0",
      "rel": {
        "@id": "/r/IsA",
        "@type": "Relation",
        "label": "IsA"
      },
      "sources": [
        {
          "@id": "/s/resource/opencyc/2012",
          "@type": "Source",
          "contributor": "/s/resource/opencyc/2012"
        }
      ],
      "start": {
        "@id": "/c/en/alpha_chip_architecture/n",
        "@type": "Node",
        "label": "alpha chip architecture",
        "language": "en",
        "sense_label": "n",
        "term": "/c/en/alpha_chip_architecture"
      },
      "surfaceText": null,
      "weight": 1.0
    }
  ],
  "version": "5.8.1"
}